The 23rd Annual International Conference on Information Security and Cryptology

# **ICISC 2020**

December 2 (Wed) - December 4 (Fri), 2020 | Virtual Conference

#### **Hosted by**

Korea Institute of Information Security and Cryptology (KIISC) National Security Research Institute (NSR)

Efficient Implementation of SHA-3 Hash Function on 8-bit AVR-based Sensor Nodes

YoungBeom Kim, Hojin Choi, Seog Chung Seo

Cryptography Optimization & Application Lab,

Department of Information Security, Cryptology, and Mathematics, Kookmin University





### **Contents**



- Memory optimization
- Chaining optimization methodology
- Experimental result
- Conclusions






The 23<sup>rd</sup> Annual International Conference on Information Security and Cryptology

# **ICISC 2020**

December 2 (Wed) - December 4 (Fri), 2020 | Virtual Conference

#### **Hosted by**

Korea Institute of Information Security and Cryptology (KIISC) National Security Research Institute (NSR)









### Some Context

- Hash Function provides data integrity
- Fatal reverse attack has been filed against the existing SHA-2 Family
- The importance and demand of SHA-3 is increasing
- No single implementation method is more efficient than all others on ever possible platforms
- Existing efficient designs are usually hardware or specific architectures (Parallel system) oriented
- SHA-3 is a core algorithm used in MAC, digest, digital signature, DRBG, PQC, and so on.
- General software optimization method for various platforms is an important issue
- As 5G industry increases, a efficient implementation method of SHA-3 in embedded devices is important.





- Keccak algorithm selected to be next-generation hash function in SHA-3 competition held by NIST
- SHA-3 based on Sponge structure
  - Absorbing Process: Compressing message and updating internal state by f-function
  - Squeezing Process : Computing digest




Fig. 1: Overview of Sponge structure







- *state* of *f*-function is a three-dimensional  $x \times y \times z$  matrix
  - Row x and Column y are both fixed to five
  - Consisting of 25 lanes




Fig. 2: State of SHA-3





- $\theta$  process
  - XOR each bit in state with parties of two columns
  - XORing sum of columns ((x-1),z) and ((x+1),(z-1))




Fig. 3: Overview of  $\theta$  process

```
Require: state \ A
Ensure: state \ A'
1: For all pairs(x, z) such that 0 \le x < 5 and 0 \le z < w
C[x, z] = A[x, 0, z] \oplus A[x, 1, z] \oplus A[x, 2, z] \oplus A[x, 3, z] \oplus A[x, 4, z];
2: For all pairs(x, z) such that 0 \le x < 5 and 0 \le z < w
//This step is initial \theta
D[x, z] = C[(x - 1) \ mod \ 5, z] \oplus C[(x + 1) \ mod \ 5, (z - 1) \ mod \ w];
3: For all triples(x, y, z) such that 0 \le x, y < 5 and 0 \le z < w
A'[x, y, z] = A[x, y, z] \oplus D[x, z];
4: return A'
```

Alg. 1: Algorithm of  $\theta$  process





- $\pi$  process
  - Rearranging the positions of the lanes
  - Not changing value of lanes




Fig. 4: Overview of  $\pi$  process

Require: state A
Ensure: state A'
1: For all triples (x, y, z) such that  $0 \le x, y < 5$  and  $0 \le z < w$ 2:  $A'[x,y,z] = A[(x + 3y) \mod 5, x, z]$ .
3: return A'

Alg. 2: Algorithm of  $\pi$  process




Fig. 5: Detail Structure of  $\pi$  process





- $\rho$  process
  - Right-rotating the bits of each lane as much as offset
  - Not changing position of lanes
  - Implemented in combination with  $\pi$  process in standard implementation method




Fig. 5: Overview of  $\rho$  process

```
Require: state\ A
Ensure: state\ A'
1: For all z such that 0 \le z < w
Let A'[0, 0, z] = A[0, 0, z].
2: Let (x, y) = (1, 0).
3: For t from 0 to 23:
a. for all z such that 0 \le z < w
A'[x, y, z] = A[x, y, (z-((t+1)(t+2)/2) \ mod\ w];b. Let (x,y) = (y, (2x+3y) \ mod\ 5).
4: return A'
```

Alg. 3: Algorithm of  $\rho$  process







#### • χ process

- XORing each bit with a nonlinear function of two other bits in its row
- Operating in row form

#### • ι process

- XORing Round-constant and S[12] of state
- Operating for single lane




Fig. 6: Overview of  $\chi$  process

Require: state A
Ensure: state A'

1: For all triples (x, y, z) such that  $0 \le x, y < 5$  and  $0 \le z < w$ 

2:  $A'[x,y,z] = A[x,y,z] \oplus ((A[(x+1) \mod 5, y, z) \oplus 1] \cdot A[(x+2) \mod 5, y, z])$ .

3: return A'







### Standard Method

- The standard implementation method of SHA-3 follows as:  $\theta \to \pi \sim \rho \to \chi \sim \iota$
- Combing  $\pi$  process and  $\rho$  process into  $\pi \sim \rho$  process
- Accessing 7 times to State during f-function
  - When b = 1600, *State* is 200 bytes and *f*-function comprise 24 round
  - Requiring 168 memory access to State during f-function
- Memory access cause higher overhead than arithmetic and logical operations in low-end-processor

Standard Method	Initial $ heta$	heta process	π∼ρ process	χ∼ι process	Total Access
Load	0	0	0	0	7 times
Store	X	0	0	0	7 times

Table. 1: Number of memory access to State in Standard Method




The 23<sup>rd</sup> Annual International Conference on Information Security and Cryptology

# **ICISC 2020**

December 2 (Wed) ~ December 4 (Fri), 2020 | Virtual Conference

#### Hosted by

Korea Institute of Information Security and Cryptology (KIISC) National Security Research Institute (NSR)









## **Memory Optimization**

- Proposed implementation method of SHA-3 follows as:  $\theta \sim \rho(\pi) \rightarrow \chi \sim \iota$
- Implementing  $\pi$  process implicitly in  $\theta \sim \rho$  process
- Combing  $\theta$  process and  $\rho$  process into  $\theta \sim \rho$  process
- Accessing 5 times to State during f-function
  - Requiring 120 memory access to *State* during *f*-function
  - Proposed Method: 120 < Standard Method 168</li>
- Reducing memory access twice compared to the standard implementation method

Proposed Method	Initial $ heta$	$\theta \sim \rho$ process	$\pi$ process	χ∼ι process	Total Access
Load	0	0	X (Implicitly)	0	E timos
Store	X	0	X (Implicitly)	0	5 times

Table. 2: Number of memory access to *State* in Proposed Method



## **Memory Optimization**

- and  $\rho$  process execute independent operation for lane
- Appling  $\rho$  process before storing in  $\theta$  process
- Appling  $\pi$  process implicitly when updating state (store)
  - $\pi$  process is a rearrange process for each lane
  - $\pi$  process can be executed implicitly
- Memory address translation operation occurs only once
  - $\theta$  and  $\pi \sim \rho$  process require twice translation in standard method
  - Standard Method :  $\theta \rightarrow \pi \sim \rho$ ; twice
  - Proposed Method :  $\theta \sim \rho$  ( $\pi$ ); once




Fig. 7: Overview of Proposed Method

The 23rd Annual International Conference on Information Security and Cryptology

# **ICISC 2020**

December 2 (Wed) ~ December 4 (Fri), 2020 | Virtual Conference

#### **Hosted by**

Korea Institute of Information Security and Cryptology (KIISC) National Security Research Institute (NSR)





Korea Institute of Information

Security & Cryptology





- 8-bit AVR MCUs
  - ATmega 128
  - Popularly used in WSNs (Wireless Sensor Networks)
- Spec of ATmega 128
  - Flash Memory: 128 KB
  - SRAM: 4KB
  - EEPROM: 4KB
  - 32 8-bit general-purpose registers




Fig. 8: ATmega 128





## Register Scheduling

- The generally used parameter is b = 1600, where the state is 200 bytes
- R8-R15 and R16-R23 hold two lanes
- R2-R5 are used to translate the memory address
  - Initial  $\theta$  and lanes of State




Fig. 9: Register Scheduling for Proposed Method in 8-bit AVR MCUs







- To apply  $\pi$  process implicitly, we propose a Chaining optimization methodology in 8-bit AVR
  - Data Load to register ( $\theta$  process)  $\rightarrow$  Memory translation in register ( $\pi$  process)  $\rightarrow$  Data Store to Memory ( $\rho$  process)
  - $\theta \sim \rho$  ( $\pi$ ) process uses R8-R15, R16-R23 alternately  $\rightarrow$  we call it "Chain Implementation"
- *State* (200 bytes) cannot be held in the register → operating lane unit
  - Here, memory address translation (cost  $\alpha$ ) is occurred in each process
  - Combining  $\theta \sim \rho$  process, memory address translation cost reduced to two times (4  $\rightarrow$  2)


Standard Method	Initial $ heta$	heta process	π∼ρ process		
Load	Ο + α	Ο + α	Ο + α		
Store	X	0	Ο + α		



Proposed Method	Initial $ heta$	θ~ρ process	$\pi$ process		
Load	Ο + α	Ο + α	X (Implicitly)		
Store	X	0	X (Implicitly)		



**ICISC 2020** 



```
State : S' [0]
R0
    R1
         R2
              R3
                   R4
                       R5
                            R6
                                 R7
          Temp: Empty
                                                         R28
                                      R24
                                          R25
                                               R26
                                                    R27
                                                             R29
                                                                   R30
                                                                       R31
```


```
S[4] \leftarrow S[0] computation
1: load_state
   //R8-R15 : S'[0] \leftarrow (S[0] \oplus D[0])
2: LDI R24, 32 // S[4]
3: LDI R25, 32 // D[4]
4: load_temp
   //R16-R23 : S'[4] \leftarrow (S[4] \oplus D[4])
5: rotate_store_s //S[4] \leftarrow \bar{S}[0]
   S[14] \leftarrow \bar{S}[4] computation
6: LDI R24, 112 // S[14]
7: LDI R25, 32 // D[4]
8: load_state
   //R8-R15: S'[14] \leftarrow (S[14] \oplus D[4])
9: rotate_store_t // S[14] \leftarrow \overline{S}[4]
```

Fig. 11: Proposed Implementation



**ICISC 2020** 





```
State : S' [0]
R0
    R1
          R2
              R3
                    R4
                         R5
                              R6
                                   R7
            Temp : S'[4]
                                                           R28
                                       R24
                                            R25
                                                 R26
                                                      R27
                                                                R29
                                                                      R30
                                                                          R31
```

```
S[4] \leftarrow S[0] computation
1: load_state
   //R8-R15 : S'[0] \leftarrow (S[0] \oplus D[0])
2: LDI R24, 32 // S[4]
3: LDI R25, 32 // D[4]
4: load_temp
    //R16-R23 : S'[4] \leftarrow (S[4] \oplus D[4])
5: rotate_store_s //S[4] \leftarrow S[0]
   S[14] \leftarrow \bar{S}[4] computation
6: LDI R24, 112 // S[14]
7: LDI R25, 32 // D[4]
8: load_state
   //R8-R15: S'[14] \leftarrow (S[14] \oplus D[4])
9: rotate_store_t // S[14] \leftarrow \overline{S}[4]
```


Fig. 11: Proposed Implementation



The 23"Annual International Conference on Information Security and Cryptology

ICISC 2020

Korea Institute of Information Security & Cryptology




```
State : S'[14]
R0
    R1
         R2
              R3
                   R4
                        R5
                             R6
                                  R7
            Temp : S'[4]
                                       R24
                                            R25
                                                 R26
                                                      R27
                                                           R28
                                                                R29
                                                                     R30
                                                                         R31
```

```
S[4] \leftarrow S[0] computation
1: load_state
   //R8-R15 : S'[0] \leftarrow (S[0] \oplus D[0])
2: LDI R24, 32 // S[4]
3: LDI R25, 32 // D[4]
4: load_temp
    //R16-R23 : S'[4] \leftarrow (S[4] \oplus D[4])
5: rotate_store_s //S[4] \leftarrow \bar{S}[0]
   S[14] \leftarrow \bar{S}[4] computation
6: LDI R24, 112 // S[14]
7: LDI R25, 32 // D[4]
8: load_state
    //R8-R15 : S'[14] \leftarrow (S[14] \oplus D[4])
9: rotate_store_t //S[14] \leftarrow S[4]
```

Fig. 11: Proposed Implementation







RO	R1	R2	R3	R4	R5	R6	R7	State : S'[14]							
	Temp : S'[17]							R24	R25	R26	R27	R28	R29	R30	R31

```
9: rotate_store_t // S[14] \leftarrow \bar{S}[4]
S[17] \leftarrow \bar{S}[14] computation
10: LDI R17, 136 // S[17]
11: LDI R17, 16 // D[2]
12: load_temp
//R16-R23: S'[17] \leftarrow (S[17] \oplus D[2])
13: rotate_store_s // S[17] \leftarrow \bar{S}[14]
```

```
S[15] \leftarrow \bar{S}[17] computation
14: LDI R24, 120 \ / \ S[15]
15: EOR R25, R25 \ / \ D[0]
16: load_state
//R8-R15: S'[15] \leftarrow (S[15] \oplus D[0])
17: rotate_store_t //\ S[15] \leftarrow \bar{S}[17]
```

Fig. 11: Proposed Implementation





R2

R3


R4

Temp : S'[17]

R5

R0

R1



R7

**R25** 

R26

R24

R6

State : S'[15]

R27

R28

R29

R30


R31

```
9: rotate_store_t // S[14] \leftarrow \bar{S}[4]
    S[17] \leftarrow \bar{S}[14] computation
10: LDI R17, 136 // S[17]
11: LDI R17, 16 // D[2]
12: load_temp
      /R16-R23: S'[17] \leftarrow (S[17] \oplus D[2])
13: rotate_store_s // S[17] \leftarrow \bar{S}[14]
    S[15] \leftarrow \bar{S}[17] computation
14: LDI R24, 120 // S[15]
15: EOR R25, R25 // D[0]
16: load_state
     //R8-R15: S'[15] \leftarrow (S[15] \oplus D[0])
```

17: rotate\_store\_t //  $S[15] \leftarrow \bar{S}[17]$ 







RO	R1	R2	R3	R4	R5	R6	R7	State : S'[5]						
Temp : S'[8]							R24	R25	R26	R27	R28	R29	R30	R31

The 23rd Annual International Conference on Information Security and Cryptology

# **ICISC 2020**

December 2 (Wed) ~ December 4 (Fri), 2020 | Virtual Conference

#### Hosted by

Korea Institute of Information Security and Cryptology (KIISC) National Security Research Institute (NSR)









## **Experimental Result**

- 25.7% performance improvement over Balasch et al.'s implementation
- Our Work is the fastest implementation of SHA-3 in 8-bit AVR microcontroller
- Narrowing the difference in performance by about two times compared to the SHA-2 Family
  - Existing implementations have nearly three times the difference in performance

Reference	Algorithm	Language	Length of message byte					
reservation	7.1.go:11.1111	Languago	50 byte	100 byte	500 byte			
This Work	SHA-3 (256-bit)	Asm	2667 (+25.1%)	1333 (+25.7%)	1073 (+25.0%)			
Otte et al.	SHA-3 (256-bit)	C, Asm	12854	6427	1672			
Balasch et al.	SHA-3 (256-bit)	Asm	3560 ( - )	1795 ( - )	1432 ( - )			
Balasch et al.	SHA-256	Asm	672	668	532			
Balasch et al.	Blake (256-bit)	Asm	714	708	562			
Balasch et al.	Photon (256-bit)	Asm	9723	7892	4788			

Table. 3: Performance of SHA-3 by hash rate (CPB), when hashing a byte of various message in 8-bit AVR




The 23rd Annual International Conference on Information Security and Cryptology

# **ICISC 2020**

December 2 (Wed) - December 4 (Fri), 2020 | Virtual Conference

#### Hosted by

Korea Institute of Information Security and Cryptology (KIISC) National Security Research Institute (NSR)









### Conclusion

- We introduced a new generic fast implementation method of SHA-3
- Proposed Method not requires a lookup table or additional operations
- Proposed Chaining optimization methodology of SHA-3 is the fastest implementation
- Our Work is efficiently applicable in PQC, DRBG, MAC, and so on
- Our Work is a generic method that can be a applied to various platforms

The 23rd Annual International Conference on Information Security and Cryptology

# **ICISC 2020**

December 2 (Wed) ~ December 4 (Fri), 2020 | Virtual Conference

#### Hosted by

Korea Institute of Information Security and Cryptology (KIISC) National Security Research Institute (NSR)



Question?



The 23rd Annual International Conference on Information Security and Cryptology

# **ICISC 2020**

December 2 (Wed) ~ December 4 (Fri), 2020 | Virtual Conference

#### **Hosted by**

Korea Institute of Information Security and Cryptology (KIISC) National Security Research Institute (NSR)



Korea Institute of Information Security & Cryptology

Thank You~

