# 2021년 IT21 Global Conference

Human in SW, SW in Human

# Session 4-4

# Building the next-generation high performance Al inference chip for cloud and data center

## 백준호 대표 (퓨리오사AI)

FuriosaAI builds high-performance AI inference coprocessors that can seamlessly integrate with the emerging data center computing infrastructure to provide scalable AI-driven services. The goal of FuriosaAI Renegade architecture is to natively run the emerging deep neural networks with the highest performance in real-time while maintaining the best energy efficiency possible. To achieve that goal, we first analyze the characteristics of underlying tensor operations, examine various shapes of tensor data and memory footprints of our main target models, and then optimize our architecture based on these analyses. To prevent our architecture from overfitting to a particular model, we generalize our architecture to be the superset of target models. To provide both flexibility and efficiency, Renegade provides ISA and programming models and many parts of data-paths in Renegade are configurable, allowing the software to control details of hardware operations during runtime. This talk will also introduce the approach, design and engineering challenges of our team.

### ● 약 력

Joonho Baek is the founder and CEO of FuriosaAI Inc. He is leading Furiosa team to build the industrydefining AI chip products deployed in mass volume for emerging AI computing infrastructure. Previously he worked for Samsung and AMD, building world-class semiconductor products.































	Scale of St	torage : <b>Band</b>	dwidth	
R = 3, W = 112, N=64, p = 0.2	Fully Connected	3 x 3 Conv	Depthwise Seperarable Conv	Batch Norm Layer Norm
Compute	$W^4 n^2$	$W^2 r^2 n^2$	$W^2 r^2 n + W^2 n^2$	5W² n
Data Access	W² n	W² n	W² n	W² n
Compute / Access	W² n	R <sup>2</sup> n	R² + n	5
BW per 125 TFLOP	3 Gb/s	3 Tb/s	30 Tb/s	800 Tb/s
	(Sou	rce : Cerebras)		









Al computation 2.0: massive sensor-data driven real-time computing

Al computation 2.0, massive sensor-data driven real-time computing, brings the paradigmshift in applications and computing. The revolutionary deep neural networks will process massive sensor data and extract key information. These inference results will be passed onto the traditional SoC to handle high-level policy logics. As more and more business logics move toward the rapidly-advancing deep neural networks with incredible capabilities, NPU will become universal, playing a central role in computing.

Furiosa's mission is to bring the most efficient and powerful NPU coprocessors into the world that can seamlessly integrate into existing infrastructures to make our life better and safe.



**The grand challenges of real-time inference computing:** Current solutions do not meet all these challenges

# Challenges

- 1) Massive performance scale-up and extreme power efficiency
- 2) Rapid evolution of AI algorithms
- 3) Rapid evolution of AI software frameworks



















New organization essential

Any orgnization that designs a system... will inevitably produce a design **whose structure is a copy of the organization's communication structure.** – Conway















#### Dataflow / Von Neumann Hybrid Architecture for 2020s intelligence computing



#### Macro-level Data Flow

- programming model suitable for model-parallelism.
- Efficient data shuffling and task launching

#### Von Neumann Micro-execution

 MegaSIMD ISA specialized in massively parallel deep neural network computation: regular conv, depthwise-separable conv, matmul, nonlinear functions, et al.

#### **Metamorphic Tensor Operation Unit**

- Universal handling of tensor shapes and operations with strong
- compiler assistance Topologically reconfigurable and software-defined

#### **SRAM-Centric Architecture**

- Large distributed SRAMs balancing computation and memory
- Memory aware static scheduling: aggressive prefetching if model doesn't fit on SRAM
- 4/8/16 bit quantization support compatible with TensorFlow







Roadmap	
2019 Q2 : 4K High Resolution object detection FPGA	
2020 Q1 (Series A Milestone)  : 14nm ASIC V0 MPW chip PCIe Type	
2021 Q3 : 14nm ASIC V1 coprocessor targeting cloud datacenter and edge server	
2022 Q4 : 5nm ASIC V2 coprocessor + system targeting mass market applications	Multi-chip systems

